


CPDR

Block compare with decrement.

Function:

$A - [HL]; HL \leftarrow HL - 1; BC \leftarrow BC - 1;$
Repeat until $BC = 0$ or $A = [HL]$


Format:



Description:

The contents of the memory location addressed by the HL register pair are subtracted from the contents of the accumulator and the result is discarded. Then both the BC register pair and the HL register pair are decremented. If $BC \neq 0$ and $A \neq [HL]$, the program counter is decremented by two and the instruction is re-executed.


Data Flow:



Timing:

$BC = 0$ or $A = [HL]$: 4 M cycles; 16 T states:
8 usec @ 2 MHz
 $BC \neq 0$ and $A \neq [HL]$: 5 M cycles; 21 T states:
10.5 usec @ 2 MHz

Flags:




PROGRAMMING THE Z80

Example:

CPDR

Before:



After:

